Abstract -We present a prototype chip built in a 40 nm CMOS process for readout of a pixel detector. The prototype chip has a matrix of 18x24 pixels with a pixel pitch of 100 μm. It can operate in both: the single photon counting (SPC) mode and the C8P1 mode. In the SPC mode using the high gain setting the measured ENC is 84 e − rms (for the peaking time of 48 ns), the gain is 79.7 μV/e − , while the effective offset spread is 24 e − rms. In the C8P1 mode, the chip reconstructs full charge deposited in the detector, despite the charge sharing, and it points to a pixel with the largest charge deposition. The chip architecture and preliminary measurements are reported.
I. INTRODUCTION
hybrid pixel detector operating in the single photon counting mode requires a pixel readout chip with the geometry that matches the geometry of the detector array [1] . Stringent and growing requirements on a smaller pixel size, higher data throughput and more sophisticated functionality, like amplitude or time measurements, etc. are imposed on such imaging systems. Additionally, charge sharing cannot be neglected when pixels achieve smaller sizes. The effect of the charge sharing has been frequently analyzed in the literature both for strip and pixel detectors, for example: -to find the total charge deposited in detectors, the signal portions were summed up from the several neighbor detector strips/pixels or the signals were weighted to improve hit position accuracy [2, 3] , -to eliminate double counting that fakes the detector efficiency due to charge sharing [4] , -to minimize negative effects of charge sharing on spectral response [5] . Suppressing the negative effects of charge sharing directly in the pixel readout is not an easy task, mainly because of strong demands for low power dissipation, small silicon footprint of a single pixel and effects of mismatch [6] [7] [8] [9] [10] . CMOS nanometer or 3D technologies seem to be very attractive for pixel readout integrated circuits [11, 12] , especially in the case of implementing more complex functionality or advanced algorithms on the chip. However, these technologies are mainly driven by high density and very fast digital circuits, nevertheless in case of hybrid pixel detectors the analog performance of front-end electronics, such as noise [13] , offset spreads [14] or crosstalk minimization, are of primary importance Therefore, we have designed a prototype integrated circuit of pixel architecture in the TSMC 40 nm CMOS process (with 10 metal layers) that operates as a fast single photon counting readout for an X-ray imaging applications. Additionally, the chip implements the C8P1 algorithm [8, 9] . It measures the total amount of the charge deposited in the detector (reconstructs full signal), even in case of charge sharing, and it identifies a pixel with the largest charge deposition (see Fig.  1 ).
Our aim was to perform tests with a chip bump bonded to a silicon detector with the use of X-ray radiation. Because in our case the bump bonding is done on the chip-to-chip basis it has pitch limitation. As a result of that, the prototype has the pixel size of 100 x 100 µm 2 , despite the fact that significantly smaller pixels could be achieved in this technology node. In the course of the design, special attention was paid to: -low noise performance of the front end electronics, which is essential for achieving correct operation of the C8P1 algorithm, -fast operation of the front-end electronics by using short peaking times in the shapers, -trimming DACs to adjust both gain and offsets in each pixel and to auto-zero correction techniques for fast and low area occupying comparators, -chip testability to check single pixel performance and the effectiveness of the algorithm responsible for corrections of the charge sharing effects.
The paper is organized as follows. In Section II we briefly remind the main idea of the C8P1 algorithm. The prototype chip architecture is presented in Section III. The preliminary measurements of an IC connected to a sensor pixel are discussed in Section IV.
II. C8P1 ALGORITHM IDEA
The goal of the algorithms implemented for the correction of the charge sharing effects inside an integrated circuit, is the A 978-1-4799-0534-8/13/$31.00 ©2013 IEEE compensation for both: errors in pulse amplitude (total photon energy) and precise hit-position measurements. The C8P1 algorithm presented for the first time during the 2011 NSS and MIC Conference [8] shows the best behavior among many others analyzed. It uses eight comparators (C8) in each pixel to determine if its value is higher than all eight neighbors, and one discriminator (P1) in the signal rebuilt hub which verifies the total amount of charge deposited in each group of four pixels (Fig. 1) . Examples of threshold scans simulated in a single photon counting (SPC) mode and in the C8P1 mode are presented in Fig. 2 (pixel pitch is 100 μm and photons of energy of 8 keV are deposited in 300 μm thick Si pixel detector) [8, 9, 15] . Simulation of charge sharing for pixel pitch 100 μm: a) SFC mode, b) C8P1 mode.
In the simulations performed, we assumed not only to diffusive charge spread occurring in the course of charge drifting towards electrodes, but also limitations in the readout electronics, i.e. signal fluctuations due to noise and mismatch (gain and offsets). Two effects are clearly visible:
-absence of noise counting in the C8P1 mode, -additional offset (horizontal axis) in the C8P1 mode compared to the SPC mode, which depends on such simulation parameters like noise level and the spread of comparator offsets (noise added with positive sign -virtually increasing signal).
III. SINGLE PIXEL ARCHITECTURE AND INTERPIXEL COMMUNICATIONS
A block diagram of the analog part of the front-end electronics and the pixel layout are shown in Fig. 3 . Each pixel contains: -a charge-sensitive amplifier (CSA) with a controlled gain and a slow shaper (SHslow with peaking time t peak =80ns) only for the use inside a pixel, -a fast shaper (SHfast with t peak =48ns and with a controlled gain) and two discriminators (DISCR) with 6-bit trim DACs in signal rebuild hubs to share among four pixels (one discriminator is used for the C8P1 algorithm while the another for threshold scan in energy measurement), -a set of voltage comparators (Comp) with auto-zero correction to share each of them with a neighbouring pixel.
The chip can operate in several different modes and the most important are:
-the standard fast SPC mode with two discriminators operating per pixel (without any inter-pixel communication),
-the C8P1 mode with the effective pixel size of 100 µm, -the test SPC mode with additional charge summing in signal rebuilt hub but with the C8P1 algorithm switched off.
The C8P1 mode uses reconstruction of full signals that is performed in signal rebuild hubs using fast shapers. In the next step the proper pixel is found (with the largest charge deposition) by comparing the amplitudes of the slow shaper output signals. This step is performed using eight auto-zero voltage comparators, which latch the signals with controlled delay.
IV. PRELIMINARY MEASUREMENTS

A. Measurement setup
The prototype chip contains a matrix of 18x24 pixels located in the upper part of the chip while the control and the power supply wire-bonding pads are placed at the bottom. The tests were performed both for the integrated circuits alone and for integrated circuit stud-bump bonded to a silicon detector (see Fig. 4 ). As we were limited by the used bonding techniques, only a matrix of 18x15 pixel was connected to the detector. The tests were performed using NI PXI-6562 200 MHz Digital Waveform Generator/Analyzer. The LabVIEW 2013 software was used for the communication with the chip and automatic data analysis.
B. Offsets, gain and noise in the SPC mode
AC coupling implemented in the front-end electronics between the CSA and the shapers significantly reduces the problem of pixel-to-pixel offset spread. The measured offset spread from pixel to pixel of the integrated circuit equals approx. σ = 20.2 mV rms before correction and is reduced to σ = 1.9 mV rms after it using the 6-bit trim DAC. Taking into account the high gain mode, the offset spread calculated to the input is 24 e − rms. The gain measurements were performed using an internal test calibration circuit (voltage step was applied via a series capacitor of 4.8 fF) and also with an X-ray tube. Fig. 5 presents the exemplary results of the test with the internal test calibration circuit. The chip operates in the high gain mode. The measured mean gain and the gain spread on one sigma level are respectively 80.6 μV/e − and 3.8 μV/e − , respectively. The gain measurements with X-rays (Roentgen tube with Cr anode) yield the mean gain and the gain spread of respectively 79.7 μV/e − and 4.53 μV/e − . The measured mean ENC for all pixels connected to the detector is 83.8 e − rms. The gain can be controlled in a wide range. For the low gain mode, the mean gain and the gain spread are respectively 17.9 μV/e − and 1.37 μV/e − . In this mode, the mean ENC for all pixels connected to the detector diodes is 104 e − rms.
C. C8P1 algorithm testing
The first tests in the C8P1 mode were performed with the use of the internal calibration circuit. We injected 4 different charges to neighboring pixels at the same time. The distribution of the injected charges is shown schematically in We observed a discriminator output (threshold scan) for the following cases (see Fig. 7 The results of the first preliminary tests with 8 keV X-rays (Roentgen tube with Cu anode) are shown in Fig. 8 . During these tests, the detector was uniformly illuminated with Xrays. The results obtained confirm that our C8P1 algorithm [8] implemented in the chip prototype in advanced 40 nm node works properly. 
V. SUMMARY
We have presented a prototype pixel readout IC working in the SPC and C8P1 modes for hybrid semiconductor detectors for low energy X-ray imaging systems. The preliminary measurements confirm that the implemented architecture (see Fig. 3a ), trimming functionality of multichannel chip together with low noise performance allow to perform complex operations on the chip, such as the C8P1 algorithm. The CMOS 40 nm technology is also a very promising solution for future generation of readout electronics for pixel detectors, especially when more complex functionality or advanced algorithms will be required on the chip.
